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System-on-Chip (SoC) is one of the most emerging Ultra-Large-Scale-Integration 
(ULSI) technologies in which numerous pre-designed and verified system compo-
nents commonly known as cores can be seamlessly integrated into a single chip 
[8, 10, 13, 16, 20, 21, 22, 30, 31]. Sinee a complex application-specific system can 
be rapidly designed and fabricated on a single chip by dedicated Computer-Aided-
Design (CAD) tools with vendor-supplied core designs, the SoC-based system requires 
less power, smaller space and shorter time-to-market [2]. Hand-held devices, wire-
less communication devices, multimedia devices, PD As (Personal Data Assistants), 
computer-controlled vehicles, unmanned autonomous vehicles, MEMS (Micro-Electo-
Mechanical Systems) and embedded systems are commonly referred applications for 
which the SoC is the most suitable technology choice [8]. 
Two requirements must be realized in order for a SoC to be a viable and practical 
technology. First, the SoC fabrication line must be capable of mass production at 
costs that are competitive with alternative methods such as printed circuit boards 
(PCBs) and multichip modules (MCMs) to mention a few. This implies that the 
expected yield of SoCs must be high enough to be cost-effective [20]. Second, the 
cores and supporting circuitry must be capable of performing their intended func-
tion throughout their intended useful life [22]. The second requirement is commonly 
referred to as reliability. 
The yield of a SoC is mainly determined by its manufacturing defect density [20]. 
As the more complicated fabrication technique is applied, the higher defect density 
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would be induced [28]. For example, memory cells in a DRAM (Dynamic Random 
Access Memory) core are more likely to experience defects than the other logic gates 
due to imperfect manufacturing processes and their complex three dimensional cell 
structure [40, 41, 42, 43, 45]. The reliability of a SoC is a function of time and fault 
arrival rate. In fact, cores cannot be physically repaired in the field, once they are 
packaged into a single chip. Therefore, a single unreliable core may devastate the 
intended functionality of the whole SoC. 
As the need for SoC technology increases, high yield and solid reliability are 
becoming critical requirements for SoCs because insignificant degradation or de-
fect of core components may result in seriously unacceptable low manufacturing 
yield. Furthermore, field reliability must be also assured because numerous unre-
placeable/unrepairable cores are integrated onto a single chip to implement a com-
plex monolithic system. In this context, core-based yield and reliability assurance 
techniques must be developed to achieve high yield and reliability for SoCs. 
1.1 Reliability of Embedded Cores 
Embedded cores are reusable modules to be embedded on a single chip to build an 
on-chip system [8, 10, 16, 20, 21, 22, 30, 31]. These cores are provided in the form of 
rich libraries of pre-designed and pre-verified building blocks. Cores are designed to 
embed hardware descriptions of today's standard ICs such as digital signal processor 
(DSP), microprocessor, or DRAM core. 
Cores are categorized by soft (register-transfer level), firm (netlist level), and hard 
(technology-dependent layout) cores [26]. Soft cores are technology-independent for 
the system designer to be flexible in system-integration, which is best for implemen-
tation of functions with frequent customization needs [21]. Hard cores are designed 
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to be optimized for the given technology constraints such as area and performance, 
while its weakness mainly stems from the lack of flexibility. Hard cores are usually 
used for timing and function-critical components of the system such as the CPU or 
analog elements [30]. Firm cores are designed in an intermediate form of soft and 
hard cores. Firm cores are appropriate for implementing functions without timing 
requirements that dictate custom layout, but requiring intellectual property encryp-
tion [30]. Each core category provides different advantages and disadvantages due to 
its unique features, and hence requires different modeling and testing approaches. 
A major advantage of the SoC is its customizability and reconfigurability by us-
ing its reusable predesigned/preverified and ideally preoptimized core components 
and interconnects for integration and manufacturing [8]. This yields tremendous cost 
and performance enhancements. However, integrating and manufacturing a SoC with 
reusable cores requires new fault-tolerance methodologies because of the unique char-
acteristics created by the SoC with wide variation in reliability requirements for the 
heterogeneous cores, test structures and defect and fault tolerance [26]. Thus, the 
quality of each core and interconnect structure of a SoC must be assured and config-
ured properly to achieve the desired higher manufacturing yield and field reliability. 
1.2 Reliability Assurance Techniques for Embedded-core-based SoC 
SoCs using deep-sub-micron technology such as 100-nm technology, gigahertz clock 
frequency, and less than 1-V power supply by year 2003 to 2006 will cause serious on-
chip noise due to increased cross-coupling of capacitances, inductances, and electro-
magnetic fields between bus interconnects [26]. New fault models, testing/diagnosis 
methods, and reliability assurance techniques should be developed for the realization 
of reliable SoCs [1, 16, 20, 26, 28]. 
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Testing strategies and methodologies for embedded-core-based SoCs have been in-
vestigated in [26] in which the criticality of manufacturing test and design debugging 
in the embedded-core-based SoC has been addressed. In [5], a system tool was in-
troduced to explore and compare different embedded-systems architectures. Another 
fast and low-cost testing technique for core-based system-chips was also proposed in 
[22]. 
In traditional PCB or MCM-based systems, component providers are responsible 
for chip design, manufacturing and testing, whereas system integrators are responsible 
for board-level design, integration and testing under the assumption of fault-free 
components. Thus, only the interconnects between components are to be tested [11]. 
Core testing is a joint responsibility of the core provider whereas the system in-
tegrator in embedded-core-based systems [10, 15, 16, 22, 26]. The core provider 
basically only transfers the description of a module and the system integrator man-
ufactures a target system by testing the cores provided by the core providers and 
integrating them together through laying out and testing interconnects between the 
cores [8, 11, 10, 15, 16, 22, 26]. 
In core-level testing, a core is often dealt with as a black box to the system 
integrator if the core is hard or encrypted. as an intellectual-property. The core 
provider can deliver to the system integrator the core test which generally consists 
of the design-for-test structures, built-in or out, and the corresponding test pat-
terns [10, 12, 15, 16, 22, 26]. In [12], for example, an instruction-level design-for-test 
methodology for testing processor and IP cores in a SoC was proposed and validated. 
However, the core provider has little or no prior information about the manufacturing 
environment and the requirements of the target system, such as test methods, fault 
models, fault-coverage and quality levels, because different system integration and 
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manufacturing processes have different requirements due to different defect densities 
and distributions [1, 7, 20, 26, 28]. 
The accessibility of the component terminals (i.e., the primary inputs and out-
puts of chips and cores) of an embedded-core-based SoC is different from traditional 
systems [5, 51, 16, 19]. With PCB-based systems, the chips are tested as stand-alone 
units, and during tests, they can be accessed through direct physical access to chip 
pins. In contrast, cores are often deeply embedded in a SoC, so direct physical access 
is not available [5, 51, 16, 19, 26]. The chip design must then provide an electronic 
test access infrastructure from the chip pins to the terminals of the embedded core 
[14, 19, 26]. Infrastructure for testing the hardware in between the cores and isolating 
a core from its surroundings should also be provided [19, 26]. 
A system-level test is an integration and coordination of on-chip test and diagno-
sis capabilities, which is far more complex than the traditional PCB-based assembly 
test. It consists of individual tests for cores, tests for user-defined logics, and tests 
for interconnect logics and wires [l]. The SoC's composite test requires adequate test 
scheduling to coordinate several chip-level requirements, such as test time, power dis-
sipation and area overhead. It is also necessary to run intra-core and inter-core tests in 
a certain order to avoid affecting the initialization and final content of individual cores 
[16]. In [7], delay fault testing using symbolic path modeling was proposed to test 
interconnection delay faults in SoCs. Deep submicron chip testing issues should be 
also taken into account to meet sufficient defect/fault coverage requirements, overall 
test cost and time-to-market [28]. 
Even though preverified cores are integrated, validating and debugging the func-
tionality and timing of the SoC could be another challenge due to unique features 
such as the heterogeneous structure of the SoC; the need for software and hardware 
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co-simulation; the design for integrated functionality; timing validation and debug-
ging; and the accessibility problems of deeply embedded cores [5, 51, 16, 19, 26]. 
High-level prototype-level validation is usually co-simulated with silicon-level valida-
tion that requires at-speed validation [26]. In [11], for example, high-level crosstalk 
defect simulation techniques were proposed for SoC interconnects. Unfortunately, 
current high-level validation techniques cannot catch up with the silicon-level vali-
dation speed of a SoC yet, which gives a new challenge for achieving an accurate 
validation of the quality of SoCs [26]. 
On-chip testing circuitry takes a much larger area than the main circuitry resulting 
in reduced manufacturing yield and increased cost and low area utilization. Also, 
test circuitry for each core often exhibits an irregular structure making it difficult 
to generate core-specific deterministic test patterns on-chip at acceptable area costs 
even though it provides better accuracy and defect coverage. In practice, not all 
test patterns can be generated on-chip in a cost-effective manner [6, 7, 8, 12, 51, 
15, 26]. In the meantime, it is becoming increasingly more difficult for off-chip ATE 
(automated test equipment) to keep up with today's high-speed, high-density, and 
mixed technology SoCs to sufficiently test their quality-related defects [6, 51, 19]. 
Hence, a combined ATE and BIST (built-in-self-test) approach is recommended to 
provide a capability for testing all different types of defects and faults and to meet 
the above-mentioned cost and quality-effectiveness [1, 6, 14, 16, 19, 26, 28, 29]. 
Embedded cores in a SoC cannot be replaced once they are fabricated even though 
the reliability of the end-product SoC is mainly determined by the reliabilities of 
the cores. Thus, repair of the SoC for more graceful reliability degradation usually 
requires advanced fault-tolerance techniques such as the Built-In-Self-Test, Diagnosis 
and Repair (BIST/BISD/BISR) [35, 36, 37]. Self-testability has been commonly 
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exploited for the systems with limited ATE testability [6, 14, 15, 29, 37] because 
a SoC has severe limitations on ATE accessibility. Test results gathered by either 
ATE or BIST or both then need to be diagnosed to suggest the most reliability 
enhancing repair configuration. External diagnosis softwares are usually employed to 
analyze different possible repair options. Once a SoC is packaged, self-diagnosability 
is desirable to provide field diagnosis of the BIST data. Finally, redundancy is to be 
switched in and configured as instructed by the diagnosis softwares or BISD to repair 
the SoC. Redundancy configuration has been done by external equipment such as a 
laser fuse blower, while self-repairability is also needed to enhance the reliability of 
the packaged SoC in field. 
The self-testability/ diagnosability /repairability is not free from penalty such as 
redundancy and test/diagnosis/repair circuitry overhead since it consumes valuable 
chip space, thereby increases manufacturing cost significantly [6, 7, 8, 12, 51, 15, 26]. 
Thus, minimization of the overhead due to the self-repairability as well as optimized 
utilization of the redundancy, while achieving maximum reliability, is desirable to 
maintain the cost-effectiveness of the SoC technology. 
1.3 Reliability-driven Defect and Fault Tolerance in SoC 
A SoC can be modeled as a system which consists of a number of different cores and 
fully customized interconnect structures. As the more complex design is implemented 
in a SoC, its reliability assurance becomes a more critical issue since cost-effectiveness 
of the design and implementation is mainly affected by the reliability of embedded 
cores and interconnect structures [11, 20, 26]. The lifetime of a SoC can be categorized 
into three stages with respect to its reliability: design stage, fabrication stage and field 
stage. In the design stage, parametric reliability estimations are usually done, and 
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core-level or chip-level defect and fault tolerance techniques are introduced on the fly. 
In the fabrication stage, ATE performs a wafer probe to cope with the manufacturing 
defects on the SoC, and embedded redundancy, if any, can be utilized to repair the 
defects due to imperfect manufacturing. Thus, the yield (i.e., the reliability of a SoC 
at the fabrication stage) can be modeled by testability and repairability. In the field 
stage, BIST /BISD/BISR are exploited to further enhance the reliability of the SoC. 
The main objectives of this work is to propose reliability assurance and reliability-
driven defect and fault tolerance in SoC system, thereby realizing more dependable 
and cost-effective mass production of SoCs. The following specific problems will be 
addressed and resolved in this work. 
• Reliability Assurance Techniques : Core-based assurance techniques are to be 
proposed to model and evaluate the reliability. 
• Reliability-Driven Defect e3 Fault Tolerance : Defect and fault-tolerance tech-
niques are to be developed driven by the proposed modeling and evaluation 
techniques. 
• Redundancy Architecture and Reconfiguration Algorithms : Ad-hoc design of 
core-specific redundancy architectures and their reconfiguration algorithms are 
to be proposed. 
• Reliability Enhancement Strategies in Configurable SoC : Reliability improving 
configuration strategies in configurable SoCs are to be investigated. 
• Connectivity-Based Repair Scheduling Algorithms of reconfigurable SoCs : Re-
pair algorithms selecting more reliable repair schedules are to be proposed for 
reconfigurable SoCs. 
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• HW /SW Co-Reliability in SoC : Reliability characteristics of hardware config-
uration, affected by application design software ,are to be investigated. 
The organization of the dissertation is as follows. In Chapter 2, a reliable embed-
ded memory core and its yield and reliability assurance techniques are proposed. Hier-
archical redundancy, ATE-based fabrication-time repairability and BIST /BISD /BISR-
based field repairability are employed to achieve acceptable manufacturing yield and 
field reliability. Then in Chapter 3, a novel optimal redundancy partitioning technique 
will be proposed as well. In the following Chapter 4, connectivity-based reconfigu-
ration algorithms for SoCs are proposed and validated by the reliability assurance 
techniques. It proposes how proper repair scheduling can guarantee the optimal reli-
ability of a SoC. Then, HW /SW Co-reliability assurance and balancing techniques are 
proposed in Chapter 5. Reliability issues associated with the hardware configurations 
set up by the dynamic software demands are investigated. Finally, the conclusion is 
presented in the last chapter. 
CHAPTER 2 
EMBEDDED MEMORY CORE ARCHITECTURE FOR ENHANCED 
MANUFACTURING YIELD AND FIELD RELIABILITY 
Among the cores for SoC integration, one of the most vulnerable cores is the em-
bedded memory core since memory cells are commonly considered as most prone to 
defects and faults [35, 36, 37, 39, 41, 42, 43, 45]. As the SoC fabrication process goes 
toward the era of deep-sub-micron technology such as 0.13µm, the need for high yield 
and ultra reliable embedded memory cores has become more urgent than ever be-
fore. According to the Semiconductor Industry Association and ITRS (International 
Technology Roadmap for Semiconductor) 2000, embedded memory will continue to 
dominate SoC content in the next several years, approaching 94% of the die area by 
2014 as shown in Figure (2.1) [38]. The issues surrounding high-density multi-megabit 
memory dependability (i.e., the probability to be manufactured as good AND not fail-
ing during the time interval [0,t]) must be resolved in order to facilitate this trend 
and to produce a cost effective SoC product. 
Traditionally, reconfiguration (repair) of memory arrays using spare memory lines 
is the most common technique for yield enhancement of memories with faults [35, 36, 
37, 39, 41, 42, 43, 45]. In [37], a simple built-in-self-analysis-repair scheme for embed-
ded DRAM was proposed and a row-column self-repair scheme for embedded SRAM 
for Alpha 21264 was shown in [39]. A shared built-in self-repair analysis scheme for 
multiple embedded memory cores in the SoC is proposed in [35] to realize minimum 
area penalty independent of the number of embedded memory cores. Software-based 
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Figure 2.1: SoC area share forecast of embedded memory cores from 1999 to 2014 by 
ITRS2000 
tecture for embedded DRAM cores was proposed in [17] in which embedded DRAM 
cores with different sizes can be seamlessly integrated into a SoC by utilizing the 
core wrapper called virtual socket. Application specific synthesis of SoCs with flex-
ible memory size was proposed in [27]. A programmable BIST core for embedded 
DRAM was introduced in [29]. [32] also reported a design methodology for embed-
ded DRAM in multimedia SoCs. Error-correcting-code (ECC) has been also used 
to develop more reliable memory devices in terms of data integrity and dependabil-
ity [43, 44]. Especially a synergistic fault-tolerance of the combination of ECC and 
row /column redundancy was discovered in [43]. An on-chip march pattern generator 
for testing embedded memory cores was proposed in [6] as well. However, a compre-
hensive research work on fault-tolerant embedded memory core organization and its 
quality assurance has not been reported yet. 
The main motivation of this chapter is to propose a high yield, ultra reliable 
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embedded memory core organization for SoC applications which is capable of both 
factory and field repair to enhance its factory yield and field reliability at the same 
time, by establishing a series of accurate quality assurance techniques for the proposed 
memory core architecture. 
The organization of this chapter is as follows: In the following section (Section 
2.1) , a fault-tolerant memory core organization which is capable of both factory and 
field repair will be proposed. Then, in section 2.2, the detailed factory and field repair 
procedure will be shown. Yield and reliability assurance techniques for the proposed 
embedded memory core will be proposed in chapters 2.3 and 2.4, respectively. Para-
metric simulations and results will be shown in section 2.5. Finally, discussion and 
conclusions will be given in Section 2.6. 
2.1 Fault-Tolerant Memory Core Organization for SoC Applications 
ECC (9 bits/word) 
Data (128 bits/word) 




~:~ -~I ~---~-----~ .. ~~--~----~H 
(s,) ,,,' 








, , , 
,,,' Modular Redundancy (Ns) 
DD------D: D-----D 
Segment 
Figure 2.2: Architecture of the memory block and segment 
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The atomic unit of the proposed memory core architecture is referred to as block. 
To enhance not only data integrity but also manufacturing yield and field reliability, 
both the double-error-detection, single-error-correction (DED-SEC) error-correcting-
code (ECC) and the spare row/column redundancy are built into each block of the 
memory. 128 bit data word with 9 bit ECC has been chosen while the other config-
uration of ECC is technically feasible as well. Numerous error correcting codes were 
categorized in [44]. Each memory block has r ECC words, Sc spare columns, and Sr 
spare rows for the sake of fault-and-defect-tolerance of the core as shown in Figure 
(2.2). Almost every numerical parameter of the proposed memory core is left as a 
variable to facilitate the maximum flexibility in the resultant core, thereby allowing 
cost-effective and target-specific memory core design optimization. The next unit of 
the proposed memory core organization is the segment. Segment consists of Nq quo-
rum ECC memory blocks with row/ column redundancy. The SoC designer can assign 
Ns spare memory blocks to overcome costly block-wise failures. Figure (2.2) shows 
an illustration of a segment with Nq quorum memory blocks with N 8 spare memory 
blocks. This kind of modular redundancy technique will enhance core dependability 
significantly. The detailed reconfiguration algorithm and repair procedure for the 
proposed memory core will be covered in the next section. The next memory unit is 
the segmented memory array which consists of Nseg segments. Therefore, the total 
size of the memory core is 128 x r x Nq x Nseg bits. The proposed memory core 
consists of the following components as shown in Figure (2.3). 
• BIST /BISD /BISR Processor : This system component governs self-test, self-
diagnosis, and self-repair procedures. 
• Laser Fuse : A set of laser reconfigurable fuses to permanently program the 
given redundancy resources. 
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• EEPROM Fuse : A programmable, non-volatile memory to store additional 
reconfiguration signature generated by the BIST /BISD /BISR processor in field. 
• IEEE JTAG (Joint Test Action Group) 1149.1 : External boundary scan test 
equipment interface. 
• Memory Array Interface : This component connects the segmented memory 
array and the BIST /BISD /BISR Processor together. Data, address, control 
and repair data flow via this component. 
Q) 







············· Segmented ············· 
............. Memory ArraY ............ . 
Memory Array 
Interface 
+ + + + 
data addr control repair data 












Figure 2.3: Logical view of the proposed fault-tolerant memory core components 
2.2 Repair Algorithm and Procedure 
Memory reconfiguration by using row / column redundancy is one of the well-known 
NP-complete problems in VLSI (Very Large Scale Integration) design [41 , 42, 44, 45]. 
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Thus, numerous approximation algorithms guaranteeing near-optimal solutions have 
been introduced with a quite unrealistic assumption, i.e., high faulty cell probability, 
while world-class semiconductor manufacturers produce quality memories which con-
tain usually one or less faulty cell per million cells [43]. Also, most of the memory 
reconfiguration algorithms are not suitable to be embedded in the SoC in reality due 
to their high computational complexity. Thus, a very simple yet effective hierarchical 
repair algorithm is used for the proposed embedded memory core, while various re-
configuration algorithms can be applied as well. Quality assurance techniques for the 
proposed embedded memory core will be realized based on the following requirements: 
1. ECG : single-error-correction and double-error-detection (SEC-DED) error cor-
recting code covers one-bit permanent or transient faults and detects 2-bit per-
manent or transient faults. 
2. Row Redundancy : If more than 2 failing bits in a row or the support circuitry 
of the row are diagnosed as faulty, a row spare replaces the faulty memory row. 
3. Column Redundancy : Likewise, if more than 2 failing bits in a column or the 
support circuit of the column are diagnosed as faulty, a column spare replaces 
the faulty memory column. 
4. Block-wise Modular Redundancy : Within a segment, a failing block also can 
be repaired by a spare block. This kind of repair method is commonly referred 
to as modular redundancy technique. 
The proposed fault-tolerant memory core provides not only factory repairability 
but also field self-test and repair capabilities. The first repair process takes place 
during the wafer probe in the factory. The repair signature created by the proposed 
memory core is sent to an external test equipment via the IEEE JTAG 1149.1, which 
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is a common connectivity interface between the external tester and the embedded 
BIST/BISD/BISR processor [19 , 35, 37, 39]. Then, conventional laser repair equip-
ment blows the fuse box with the required reconfiguration information. Afterwards, 
the core contains the permanent memory repair signature unique to this particular 
SoC. The fabrication-time repair also has the advantage of performing test and repair 
at the wafer level. The wafer is subj ect to a variety of stringent conditions during test-
ing which helps insure high memory and SoC dependability (i.e., extended voltage, 











Data & Encription 
Repair Signature _JL ___ E_E_P_R_o_M _ __. I_ FuseBox 
Figure 2.4 : Logical flow of the BIST /BISD /BISR procedure 
The field repair operation tests and repairs memory instances each time the end 
product starts up or is reset. Logical view of the field repair procedure is given 
in Figure(2.4). The BIST /BISD /BISR Processor initiates and operates the test pro-
gram, determines defective memory locations (if any) , allocates redundancy resources, 
and produces a new repair signature that resides in the EEPROM fuse on the memory 
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core (similar to the EEPROM-controlled redundancy allocation technique proposed 
in [36]). This non-volatile repair signature is applied to the redundancy control logic 
and remains there until a new repair signature is overwritten. As a result, it is 
possible to design an SoC that incorporates the proposed memory core with both 
fabrication-time and field repair in which the fabrication-time repair process repairs 
manufacturing defects, and the field repair operation covers any subsequent problems 
that may materialize over the life of the end SoC product. 
2.3 Fabrication-Time Yield Analysis of the Proposed Fault-Tolerant Memory Core 
The following parameters are used for the analysis: 
• d: Number of data bits per ECC word. 
• c: Number of code bits per ECC word. 
• nc : Number of columns per block without spare columns. (nc = d + c) 
• nr : Number of rows per block without spare rows. 
• Sr (sc) : Number of spare rows (columns) per block. 
• Nq : Number of quorum blocks per segment. 
• N 8 : Number of modular spare blocks per segment. 
• Nseg : Number of segments per memory system. 
• Am : Expected number of manufacturing failures per memory cell. 
The following assumptions are also made to analyze the manufacturing yield of 
the proposed fault-tolerant memory core: 
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• A failing bit in a word is supposed to be corrected by Single-Error-Correction 
& Double-Error-Detection (SEC-DED) Error-Correcting-Code (ECC). 
• Multiple faults in a word can be repaired by row redundancy. 
• Multiple faults in a column can be repaired by column redundancy. 
• Block-wise failure can be repaired by the block modular redundancy. 
The yield of a single cell can be written as 
"t/" ->.m 
Lcell=e (2.1) 
where Am is the expected number of faults per memory cell due to imperfect fabri-
cation. The probability of not having a failing cell in an nc bit error-correcting-code 
word is then given by (Yceutc and the probability of having one of the nc bits failing 
can be represented by nc · (Yceu)(nc-l) · (1 - Yceu). Therefore, the yield of each word 
without ECC is 
Yward = (Yceutc if ECC is not used. (2.2) 
Since each ECC word can tolerate one failing bit, the yield of each word enhanced by 
ECC is given by 
There are nr words in each block of the proposed memory core. If we start with 
a fault-free block, the chances that the first failing cell will not occur coincident with 
another failing cell are absolute certainty. The probability for the second faulty cell 
not to occur in the same word as the first faulty cell is ( nr - 1) / r. For the third one, 
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the probability is (nr - 2)/nr, etc,. Thus, for the N single-cell faults in a block the 
probability of non-alignment can be written as [43] 
N (nr + 1) - i 
P(no alignment[N) = IT----
i=l nr 
which can be rewritten in the form 
' P(no alignment[N) = N( nr~ N)' 
nr nr . 
(2.4) 
(2.5) 
For example, as shown in [43], the calculations made with either one of the formulas 
given above show that with 100 randomly failing cells in a 16Mbit memory chip, 
there is a better than 97% chance that two such failing cells will not occur in the 
same error-correcting-code word of 137 (i.e, 128 data bits + 9 ECC bits) bits. Thus, 
the yield associated with all these defects would be more than 97%. Nevertheless, 
when there are 1,000 randomly failing cells on the memory, the probability for non-
alignment of cells in any error-correcting-code word is less than 2%. This represents 
a 2% yield for such faults. 
The ECC circuitry covers single-bit faults perfectly. However, its limitation mainly 
occurs when multi-bit faults hit on a single word. In addition, some of these faults 
affect the chip support circuitry, and the rows and columns. Because of this, the 
proposed fault-tolerant memory core also has redundant rows and columns to replace 
the defective ones entirely. 
The probability of having two or more single-cell failures in a word is given by 
(2.6) 
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where the subscript mfw is used to indicate that this probability is associated with 
the event of multiple faults in a word. This equation can be further simplified by 
Equation (2.3) and the binomial theorem as 
Pmfw = 1 - Yword (2.7) 
if ECC is used to cover one faulty cell in a word. Then, the probability of finding 
from one to Sr words with multiple faults can be written as 
(2.8) 
where the subscript sr is used to indicate that these are the probabilities for the words 
that need to be replaced, if there are redundant rows available. The probability to fix 
those words with multiple faulty bits solely depends on the availability of fault-free 
spare rows. So, the probability of having j or more fault-free spare rows is given by 
(2.9) 
where the subscript Sr ~ j is self explanatory. 
The probability of replacing the words with multiple faulty cells in a block is 
obtained by combining Equation (2.8) and (2.9) as follows 
where Ysr is used to indicate that it is the yield of repaired block by spare rows. 
Taking the faults corrected with the SEC ECC circuitry into account, the yield of a 
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block is improved from (Yword)nr to 
(2.11) 
The yield of a block can be further enhanced with the spare columns. It is assumed 
that the spare columns are used to repair the block which cannot be repaired by the 
SEC ECC and spare rows. Using Equation (2.11), the probability of having a faulty 
column can be written as 
(2.12) 
Following the same manner which has been used to evaluate the effect of the spare 
rows, with Sc redundant columns given in a block, the probability of finding from one 
to Sc faulty columns in a block is given by 
(2.13) 
The subscript Sc is also used to indicate that these are the probabilities for the 
columns that need to be replaced, if there are redundant columns available. Then, 
the probability of having j or more fault-free spare columns can be also given by 
p . _ ~ (Sc) (Y )(nrxk) . {1 _ {Y )nr)(sr-k) 
Bc~J - ~ k cell cell 
k=j 
(2.14) 
Then, the probabiHty of replacing the faulty columns in a block can be obtained 
by combining Equation (2.13) and (2.14) as follows 
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where Ysc is used to indicate that it is the yield of repaired block by spare columns. 
Taking the faults corrected with the SEC ECC circuitry and spare rows into account, 
the yield of a block is improved from (Ywordtr to 
J/iitock = J/iitock:sr + Ysc (2.16) 
Each segment of the proposed fault-tolerant embedded memory core consists of 
Nq + N 8 blocks, where Nq is the number of quorum blocks that must be operational 
to guarantee the functionality of the segment and Ns is the number of spare blocks. 
By exploitation of this Nq-out-of-(Nq + N 8 ) modular redundancy technique, the yield 
of each segment can be enhanced from (Yiitock)Nq to 
"\J _ 0 (Nq + Ns) (Y, )Nq+N8 -i (1 Y, )i 
L seg - 6 i block · - block (2.17) 
Finally, the overall yield of the proposed fault-tolerant memory system can be 
expressed as 
(2.18) 
2.4 Field Reliability Assurance of the Proposed Fault-tolerant Memory Core 
As described in Section 2.2, the proposed fault-tolerant memory core is able to perform 
Built-In-Self-Test (BIST), Built-In-Self-Diagnosis (BISD), and Built-in-Self-Repair 
(BISR) in the field. These special capabilities of the proposed memory core archi-
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tecture further enhance its reliability during field operation. Thus, rapid reliability 
degradation of the host SoC product can be prevented. In this section, reliability 
assurance of the proposed memory core architecture will be presented based on the 
following assumptions: 
• As the yield of the laser-repaired core at the factory wafer probe stage has been 
analyzed based on the expected number of failures due to manufacturing defects, 
the failure arrival rate per unit time will be used to estimate the reliability 
of the proposed fault-tolerant memory core used in the SoC in the field. To 
differentiate the expected number of failures due to the manufacturing defects 
and the failure arrival rate per unit time during field operation, Am and ). 1 are 
used in this chapter, respectively. 
• Embedded BIST /BISD /BISR processor tests, analyzes and repairs the faulty 
memory core in the field when it is reset or restarted. For simplicity, the re-
set/restart event is assumed to occur once in every unit interval time (i.e., fit). 
The following parameters in addition to the ones introduced in Section 2.3 are 
used for the reliability assurance analysis of the proposed fault-tolerant memory core: 
• t: time. 
• fit : Unit time interval (e.g, day, week or month, etc). 
• >. 1 : Field failure arrival rate of memory cell per unit time interval. 
• R(t) : Reliability of the core at time t. 
• D(t) : Overall dependability of the core at time t (i.e., the probability to be 
manufactured as good AND not failing during the time interval [to, t]). 
24 
The reliability of a system is a function of time which is defined by the conditional 
probability that the system performs correctly throughout the interval of time [to, t], 
given that the system was performing flawlessly at the initial time t0 [40]. If we assume 
that the failure arrival rate of the system has a constant value of >., the reliability of 
the system can be expressed as follows 
R(t) = e->.t (2.19) 
The exponential relationship between the reliability and time is known as the 
exponential failure law which states that for a constant failure arrival rate function, 
the reliability varies exponentially as a function of time. The exponential failure 
law is quite valuable to analyze electronic components and is a very well-known and 
widely-used relationship between the reliability and time. 
Since the yield can be viewed as the reliability of the system at the initial time 
t0 , the formulas for the yield assurance given in the previous section can be extended 
to derive the reliability formulas with some appropriate modifications in this section. 
At the initial time t0 , the probability that a single cell is fault-free is Ycell = e->-m. 
Therefore, the reliability of a single cell (i.e., the conditional probability that a single 
cell is fault-free from t0 to t) can be written as 
(2.20) 
where Yceu is the yield of a single cell and >. 1 is the failure arrival rate of a single 
memory cell in the field. 
Since the BIST /BISD /BIST shares the same redundancy structure and repair 
mechanism with the fabrication-time repair, the yield assurance formulas proposed 
in the previous section can be used if Rceu(t) replaces Yceu· Thus, the field reliability 
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assurance formulas will be listed without detailed explanations. 
Rword(t) = Rceu(ttc if ECC is not used. (2.21) 
(2.22) 
(2.23) 








R,e9(t) = t, ( N,: N,) (R,,1o,,(t))N,+Nri · (1 - Jl,,,oc1.(t)f (2.34) 
R(t) = (Rseg(t))Nseg (2.35) 
The overall dependability (i.e., Pr{ manufactured as good AND not failing during the 
time interval [O, t]}) can be written as follows: 
D(t) = Y · R(t) (2.36) 
In addition to the reliability, the mean time to failure (MTT F) is another useful 
measurement to specify the quality of a system since the MTT F is the expected time 
that a system will operate before the first failure occurs. Therefore, it can be used to 
measure the system operation life without failure. The MTT F is defined in terms of 
the reliability function as 
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MTTF = fo00 R(t)dt (2.37) 
which is valid for any reliability function that satisfies R( oo) = 0. Thus, the reliability 
function given in Equation (2.35) can be directly applied to Equation (2.37) to obtain 
the mean-time-to-failure (i.e., expected system operation life without failure) of the 
proposed fault-tolerant memory core. 
2.5 Quality Assurance of the Proposed Fault-Tolerant Memory Core 
In this section, the quality of the proposed fault-tolerant memory core in terms of 
the manufacturing yield, field reliability and mean-time-to-failure is assured by the 
proposed estimation techniques via a series of parametric simulations. The param-
eters are summarized as shown in Table 2.1. Although the proposed memory core 
architecture is flexible enough to implement various embedded memory core configu-
rations, a sample lMbit memory core has been used for the parametric simulations. 
The sample lMbit memory core consists of 8 segments and each segment has 8 blocks 
of 128 x 128 memory array without considering ECC and redundancy. Therefore, 
each block is a 16Kbit memory array and each segment is 16K x 8 = 128K and the 
core is 128K x 8 = lM. The following observations and discussions can be made from 
the simulations: 
• Manufacturing Yield Enhancement Ability of the Proposed Memory Core : In 
Figure (2.5), the manufacturing yield of the block, the segment and the core are 
initially given (i.e., Figure(2.5-a,b,d)) as a function of Sc and Sr. The ECC-only 
core configuration (i.e., Sc and Sr =0 and N8 = 0) shows almost zero manu-
facturing yield while the allocation of 5 spare rows and columns guarantees an 
almost perfect yielding core. In addition to the spare row /column redundancy, 
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the modular block redundancy also enhances the manufacturing yield signifi-
cantly as shown in Figure (2.5-e). The combination of 4 spare rows and columns 
and a spare block per segment amazingly covers almost every manufacturing 
defect and achieves near 100% core yield. The results given in Figure (2.5) as-
sure the manufacturing yield enhancement ability of the proposed fault-tolerant 
memory core architecture. Intelligent exploitation of the proposed quality as-
surance techniques can be also used to optimize the core design in terms of the 
desirable manufacturing yield while minimizing cost due to redundancy over-
head. 
• Field Reliability Enhancement Ability of the Proposed Memory Core: In Figures 
(2.6)-(2.12), extensive field reliability simulation results are shown. Numerous 
combinations of Sc (Sr) from O to 8, and N 8 from O to 2 are used to identify 
the robust field reliability enhancement ability of the proposed memory block, 
segment and core. As given in Figure (2.10-a), the ECC-only configuration 
of the sample core configuration hardly retains its reliability for the first 100 
weeks while the Sc, Sr = 8 and N 8 = 2 core configuration (e.g., Figure (2.12-
i)) successfully maintains its reliability more than 95% for 1200 weeks. The 
29 
common reliability requirement for long life applications is 2: 95% for a 10 year 
mission period. Thus, the proposed embedded memory core even qualifies for 
the strict field reliability requirement. 
• Prolonged MTTF : Mean-time-to-failure (MTTF) is a commonly used mea-
surement of the average system life time. The redundancy configuration of Sc, 
Sr = 8 and N 8 = l has MTT F ~ 1200 weeks while the ECC-only configuration 
has MTT F ~ 0 weeks. 
2.6 Summary 
A high yield, ultra reliable embedded memory core architecture for SoC applications 
and its quality assurance techniques have been discussed in this chapter. The pro-
posed fault-tolerant memory core organization takes advantage of the double-error-
detection and single-error-correction (DED-SEC) error-correcting-code (ECC) to cir-
cumvent the single-bit faults while the row/ column redundancy repairs more than 
two simultaneous faulty cells in a memory line or in wordline (bitline) failures. Syn-
ergistic fault-tolerance, first discovered in [43], has been also achieved in the proposed 
memory core design. The modular redundancy technique has been also introduced 
to overcome the memory-block-wise failures. The proposed memory core provides 
two distinctive repair mechanisms: the permanent laser redundancy reconfiguration 
during the wafer probe stage in the factory to enhance its manufacturing yield, and 
the dynamic BIST /BISD /BISR-based field reconfiguration of the redundant resources 
in the field to maintain high field reliability of the host SoC. The quality assurance 
techniques based on the combinatorial modeling scheme, which is suitable for the pro-
posed memory core design, further verifies its abilities of enhancing manufacturing 
yield, excellent field reliability, improved tolerance against increasing failure arrival 















Yield of 128x128 (16K) Block, 16Kx8 (128K) Segment and 16Kx8x8 (1M) Core 
.... ········· .. ,c~=~=:.::> -- ,.., 
,. 121······ 
.''''''''
r-·· ,, t 
,/ / ,, / 
''/_,? •' / / ! . 
/// II 
' I 
''/I· / / ! 
/ / 
: /' J 




... ) / .,./ 
,• I / 





2 3 4 
a) 16K Block -'-+----
b) 128K Segment ___ * __ _ 
c) 128K Segment with N5=1 .... ,. .. . 
d) 1 M Core ----.. -e ...... . 
e) 1M Core with N5=1 -·--•·---
5 6 7 
# of Spare Row/Col 















Reliability of 128x128 (16K) Block (a=1.0) 
a) c• S,=O --,-
b} Sc, S,=1 ---*---
c) Sc, S,=2 .... ,. ... 
d) Sc, S,=3 -----e----
e) Sc, S,=4 -·--•----
f) Sc, S,=5 ---0---
g) Sc, S,=6 ····•··· 
h} Sc, S,=7 .... ,,, .... 
i) Sc, S,=8 ···· ... _. ·· 
200 400 600 800 1000 1200 1400 1600 1800 2000 2200 2400 2600 2800 3000 















Reliability of 16Kx8 (126K) Segment (a=1.0, N8=0) 
--- ... 
···n··-•. 
·.. ',, ·-':.tr.., •• 








· .. _ ',:.. ·"-- ·-.. -... 
a) Sc, S,=O --,-
b} Sc, S,=1 ---*--· 
c) Sc, S,=2 ··· _,. ---
d) Sc, S,=3 ------ e-
e) Sc, S,=4 ----•----
!) Sc, S,=5 ---G -
g) Sc, S,=6 ····•···-
h) Sc, S,=7 ... -A--·. 
i) Sc, S,=8 _ ......... . 
0 L---a-1--;ie--~-.,.___c--""""-+""""---~ca----=--~-------------------11 0 200 400 600 800 1000 1200 1400 1600 1800 2000 2200 2400 2600 2800 3000 
31 
Figure 2.7: Reliability analysis results of the sample 16K x 8 (128K) Segment (Ns = 0) 
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Figure 2.8: Reliability analysis results of the sample 16K x 8 (128K) Segment (Ns = 1) 
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Reliability of 128Kx8 (1M) Core (a=1.0, N5=0) 
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Figure 2.11: Analysis results of the sample 16K x 8 x 8 (lM) Core (Ns = 1) 
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Figure 2.13: MTTF analysis results of the sample lMbit core 
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CHAPTER 3 
REDUNDANCY PARTITIONING FOR BALANCED MANUFACTURING YIELD 
AND FIELD RELIABILITY 
As advances in Ultra-Large-Scale-Integration (ULSI) technologies make possible the 
seamless embedding of numerous cores on a single chip (i.e., Commonly referred to 
as System-On-Chip technology), solid dependability becomes an urgent requirement 
of such ultra density and high performance systems since insignificant degradation 
or defects of core components could result in unacceptably low resultant SoC man-
ufacturing yield and field reliability. However, fabricated embedded memory system 
cores cannot be physically replaced in the field. Thus, built-in self-test, diagnosis 
and repair circuits are commonly practiced along with ATE-based repair to assure 
improved manufacturing yield and field reliability of the embedded memory core 
[36, 35, 37, 39]. Although it is obvious that the combination of ATE and BISR is 
able to achieve significant manufacturing yield 1 and field reliability 2 enhancements 
for embedded memory system core, one problem still remains unsolved: 
How the given redundancy can be partitioned into two groups (i.e., one for ATE 
repair and another one for BISR repair) to balance the manufacturing yield and field 
reliability for the maximum dependability? 
Since ATE (for repairing manufacturing defects) and BISR (for repairing field 
faults) share the given common redundancy, balanced redundancy partitioning and 
1the probability of being manufactured and repaired as functional 
2a function of time which is defined by the conditional probability that the system performs 
correctly throughout the interval of time [to, t] given the system was performing flawlessly at the 
initial time t0 
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utilization techniques are very important to achieve optimal combination of yield 
and reliability of the embedded memory system core. Thus, dependability evaluation 
techniques for single and two dimensional redundancy architectures will be initially 
investigated to unveil the significance of redundancy balancing. Then, balanced re-
dundancy partitioning and utilization techniques for both single and two dimensional 
redundancy architectures will be investigated. Extensive parametric simulation re-
sults will be also shown. 
The organization of this chapter is as follows: In the following section (Section 
3.1), a conceptual architectural model of the embedded memory core with both ATE 
and BISR repair capabilities will be shown and significance of redundancy partition-
ing and utilization for balanced yield and reliability will be discussed. In Sections 3.2 
and 3.3, detailed yield and reliability assurance techniques for single and two dimen-
sional redundancy cases will be shown. Then, balanced redundancy partitioning and 
utilization techniques for both cases will be proposed as well. A set of parametric 
simulations further verifies the effectiveness of the proposed redundancy balancing 
techniques in Section 3.4. Finally, discussion and conclusions will be given in Section 
3.5. 
3.1 Preliminaries 
Figure (2.3) shows a model of the embedded memory system core under investigation 
in which both ATE-based factory repair and BISR-based field repair are practiced 
for manufacturing yield and field reliability enhancements. The embedded memory 
system core under investigation consists of the following components: 
• IEEE JTAG (Joint Test Action Group) 1149.1 : External ATE interface for 
factory repair. 
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• Laser Fuse : A set of laser reconfigurable fuses to permanently program the 
given redundancy resources in the factory. 
• BIST /BISD /BISR Processor : This system component governs the self-test, 
self-diagnosis, and self-repair procedures. 
• Programmable Fuse : A set of programmable fuses to store additional reconfig-
uration signatures generated by the BIST /BISD /BISR processor in the field. 
• Memory Array Interface : This component connects the EAB ( embedded array 
block) array and the BIST /BISD /BISR Processor together. Data, address, 
control and repair data fl.ow via this component. 
The given embedded memory system core is tested and repaired as follows: 
• Factory Repair Process: To circumvent the defects due to imperfect manufac-
turing processes, ATE communicates with the embedded memory system core 
via the external test equipment interface. Then, the laser fuse is permanently 
programmed to allocate redundancy to repair manufacturing defects in EABs. 
• Field Repair Process: Whenever the host SoC is reset or powered, BISR tests, 
diagnoses and repairs EABs. The programmable fuse is programmed to store 
redundancy allocation information. 
3.2 Single Dimensional Redundancy Case 
The following notations will be used throughout this chapter: 
• nc : Number of columns (i.e., number of bits per word). 
• nr : Number of rows (i.e., number of words). 
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• Sc : Number of spare columns. 
• Scm: Number of spare columns used for manufacturing yield enhancement (i.e., 
Sc - Scf ). 
• Scf: Number of spare columns used for field reliability enhancement (i.e., Sc -
Scm). 
• Am : Expected number of manufacturing defects per memory cell. 
• A f : Field failure arrival rate of memory cell per unit time interval. 
• Y : Manufacturing yield. 
• R( t) : Field reliability at time t. 
• D(t) : Overall dependability. 
The yield of a single cell can be formulated by the exponential failure law as 
"\7 ->.m 
L cell = e (3.1) 
Then, the probability of having nr non-defective cells in a column (i.e., the yield 
of a column) can be written as 
(3.2) 
The given memory consists of nc memory columns and Scm spare memory columns 
for yield enhancement. The quorum size of nc of the total of nc + Scm columns 
are required to be functional. Thus, the yield of the given memory with column-
redundancy can be formulated by the binomial distribution as follows: 
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Scm ( + ) - nc Bern nc+Scm -i i Y - L . (Ycolumn) · (LO - Ycolumn) 
i=D 'I, 
(3.3) 
Reliability assurance equations are similar to the yield assurance equations and 




The conditional probability of having manufactured-as-good (i.e., Y) and not-
failing-in-the-field during the time interval [to, t] (i.e., R(t)) is referred to as depend-
ability denoted by D(t). Since Y and R(t) are serial probabilities, the product of 
equations 3.3 and 3.7 can be used to formulate D(t). 
D(t) Y · R(t) (3.8) 
~ (nc ~ Bern) (Ycolumnrc+Scm-i. (LO - Ycolumn)i 
i=D 'I, 
X L c ~ cm (Rcolumn(t)tc+sc-Scm-i Sc-Scm (n + S _ 8 ) 
i=O Z 
x(LO - Rcolumn(t))i (3.9) 
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To find the most balanced Scm, D(t) can be differentiated and solved with respect 





Note that Scj = Sc - S cm holds and S cm must be an integer value. So, both r Scm l 
and lscmJ must be evaluated to determine the final partitioning position. Figure (3.1) 
shows an example of an EAB with six spare columns. Later , they are partitioned into 
two groups: two spare columns for ATE repair and four spare columns for BISR 
repair. 






2 spare columns 





4 spare columns : 
for field repair : 
----------------~ 
Figure 3.1: Example of redundancy partitioning for single dimensional redundancy 
3.3 Two Dimensional Redundancy Case 
The following notations will be used in addition to the ones given in the previous 
section throughout this chapter: 





4 spare columns 
2 spare columns for field repair 
for factory repair - - - - - - - - - - - - - - - - , 
Partitioning ... Embedded Array Block 
---
3 spare rows ~ -------
for factory repair_ ~,,' ______________________ . 
' ' 
' 
----, 6 spare rows_ ' ' ',, 3 spare rows 
\. for field repair_ 
41 
Figure 3.2: Example of redundancy partitioning for two dimensional redundancy 
• Sr : Number of spare rows. 
• Srm: Number of spare rows used for manufacturing yield enhancement (i.e. , 
• srr Number of spare rows used for field reliability enhancement (i.e. , Sc -Srm) -
• Acm : Expected number of manufacturing defects per memory column. 
• A rm : Expected number of manufacturing defects per memory row. 
• Acf : Field failure arrival rate of memory column per unit time interval. 
• Ar f : Field failure arrival rate of memory row per unit time interval. 
Since row/ column deletion is one of the NP-complete problems, there is no effective 
way to derive closed formulas for Y and R(t). So, in this chapter, a line-based fault 
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model is used rather than the cell-based fault model for 2-D case. 
The yield of a row and a column can be approximated as Yrow 
"l7 _ e->..cm 
I. column - · 
Then, the yield of rows is 
v _ ~ (nr + Srm) (Y: )n,+s,m-i. (l O _ y: )i 
I.rows - ~ . row · row 
i=O Z 
(3.11) 
and the yield of columns is 
- nc Scm . nc+Scm -i i Scm ( + ) 
Ycolumns - ~ i (Ycolmun) · (1.0 - Ycolumn) (3.12) 
Thus, the overall yield is 
Y = Yrows X Ycolumns (3.13) 
Likewise, 
(3.14) 
R (t) -Acm·t column = e (3.15) 
Rrows(t) 
Rcolumns ( t) ~ (nc: Scf) (Rcolmun(t)tc+scri · (1.0 - Rcolumn(t))i 
Scfm (nc + S~ - Scm) (Rcolmun(t))nc+sc-Scm-i 
i=O 1, 
X (1.0 - Rcolumn(t) )i 
R(t) = Rrows(t) X Rcolumns(t) 
The overall dependability, then, can be written as 





To find the most balanced Scm and Srm, D(t) can be differentiated and solved with 
respect to Scm and Srm as follows: 
(3.20) 
Note that Scf = Sc - Scm and Srf = Sr - Srm hold and Scm and Srm must be integer 
values. So, the combination of r Scm l & l ScmJ and r Srm l & l SrmJ must be evaluated 
to determine the final partitioning positions. Figure (3.2) shows an example of an 
EAB with six spare columns and six spare rows. Later, spare columns are partitioned 
into two groups: two spare columns for ATE repair and four spare columns for BISR 
repair and spare rows are also partitioned into two groups: three spare columns for 
ATE repair and three spare columns for BISR repair. 
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3.4 Parametric Simulations and Results 
The effect of the redundancy balancing for both single and two dimensional cases will 
be studied through numerical experiments in this section. Parameters used in the 
simulation for the single dimensional redundancy case are summarized in Table 3.1 
and for the two dimensional redundancy case are summarized in Table 3.2 
Table 3.1: Simulation parameters for a one dimensional case 
Parameters t 
Values 128 8 10-4 10-5 10 
Table 3.2: Simulation parameters for a two dimensional case 
Parameters 
Values 128 8 10-2 10-3 110 
Observation 1 The simulation results for the single dimensional redundancy case 
are shown in Figures {3.3) - {3.8) and the following observations can be made: 
• Symmetric Case: In Figures (3.3) and (3.4), the dependability and its derivative 
of the given EAB are plotted with respect to Scm· In this case, the parameters 
are selected in order that Y and R(t) show exactly symmetric behaviors. Thus, 
the partitioning result is [4,4]: 4 spare columns for factory repair and 4 spare 
columns for field repair. The spares are evenly partitioned and utilized in this 
case. 
• Reliability-Intensive Case : In Figures (3.5) and (3.6), the dependability and 
its derivative of the given EAB are plotted with respect to Scm· In this case, 
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the parameters are selected in order that more field faults than manufacturing 
defects are induced (i.e., t = 10 -+ 20). Thus, the partitioning result is [3,5]: 
3 spare columns for factory repair and 5 spare columns for field repair. The 
spares are partitioned and utilized in favor of field reliability enhancement in 
this case. 
• Yield-Intensive Case : In Figures (3.7) and (3.8), the dependability and its 
derivative of the given EAB are plotted with respect to Scm· In this case, the 
parameters are selected in order that more manufacturing defects than field 
faults are induced (i.e., Am= 10-4 -+ 2 x 10-4). Thus, the partitioning result is 
[5,3]: 5 spare columns for factory repair and 3 spare columns for field repair. The 
spares are partitioned and utilized in favor of manufacturing yield enhancement 
in this case. 
Case Study 1 The redundancy balancing results, Scm and Scf, must be integer val-
ues. So, both I Scm l and l ScmJ must be evaluated to determine the final partitioning 
position, if the solution to the ddD(t) = 0 is not an integer value. An example is given 
Scm 
in Figures ( 3. 9) and ( 3.10), in which the redundancy optimization result is not an 
integer. Thus, both D(t) at I Scm l and D(t) at l ScmJ are compared to find the optimal 
balancing. As a result, the proposed redundancy balancing technique partitions the 
redundancy into {6,2}. 
Observation 2 The simulation results for the two dimensional redundancy case are 
shown in Figures ( 3.11) - ( 3.16), the following observations can be extended from the 
observation 1: 
• Symmetric Case: In Figures (3.11) and (3.12), the dependability and its deriva-
tive of the given EAB are plotted with respect to Scm and Srm· In this case, 
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the parameters are selected in order that Y and R(t) show exactly symmetric 
behaviors. Thus, the partitioning result is {[4,4],[4,4]}: 4 spare columns and 
rows for factory repair and 4 spare columns and rows for field repair. The spares 
are evenly partitioned and utilized in this case. 
• Reliability-Intensive Case : In Figures (3.13) and (3.14), the dependability and 
its derivative of the given EAB are plotted with respect to Scm and Srm· In this 
case, the parameters are selected in order that more field faults than manufac-
turing defects are induced (i.e., t = 10 -+ 20). Thus, the partitioning result is 
{[3,5],[3,5]}: 3 spare columns and rows for factory repair and 5 spare columns 
and rows for field repair. The spares are partitioned and utilized in favor of 
field reliability enhancement in this case. 
• Yield-Intensive Case : In Figures (3.15) and (3.16), the dependability and its 
derivative of the given EAB are plotted with respect to Scm and Srm· In this 
case, the parameters are selected in order that more manufacturing defects than 
field faults are induced (i.e., Am = 10-4 -+ 2 x 10-4). Thus, the partitioning 
result is {[5,3],[5,3]}: 5 spare columns and rows for factory repair and 3 spare 
columns and rows for field repair. The spares are partitioned and utilized in 
favor of manufacturing yield enhancement in this case. 
Case Study 2 The 2-D redundancy balancing results, Scm and Scf and Srm and Sr f, 
must be integer values. So, the following four combinations must be evaluated to find 
the optimal balancing, if the solution to the d d2 r:i(t) = 0 is not integer values: 
Scm Srm 
• I Scm l and lsrmJ 
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• l ScmJ and r Srm l 
• l ScmJ and l SrmJ 
An example is given in Figures (3.17) and (3.18), in which the redundancy opti-
mization result is not a pair of integers. Thus, all D(t)'s of the four possible balancing 
candidates shown above are compared to find the optimal balancing. As a result, the 
proposed redundancy balancing technique partitions the redundancy into {[2,6],[2,6]}. 
3.5 Discussion 
Among the cores for SoC integration, one of the most sensitive cores is the embed-
ded memory core since memory cells are commonly considered as more prone to 
defects and faults than logic cells. Since cores cannot be physically replaced once 
they are fabricated onto a SoC, a combination of both ATE and BISR is commonly 
practiced. Proper partitioning and utilization of given shared redundancy is highly 
desirable to achieve balanced manufacturing yield and field reliability of the embed-
ded memory system core. Thus, yield and reliability assurance techniques have been 
initially proposed for the single dimensional redundancy case, then extended to the 
two dimensional redundancy case. Since yield and reliability trade off with each 
other, dependability (i.e., Y x R(t)) reaches its maximum only if properly partitioned 
groups of the given redundancy are utilized to repair both manufacturing defects (i.e., 
ATE-based repair) and field faults (i.e., BISR-based repair). To effectively achieve 
the balanced redundancy partitioning and utilization, the dependability equations 
are differentiated and solved with respect to the number of spares used to enhance 
manufacturing yield. Parametric simulation results have further verified that the 
proposed redundancy partitioning and utilization techniques for embedded memory 
system core achieves the theoretically optimal redundancy balancing. The proposed 
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redundancy balancing techniques can be possibly incorporated into the existing CAD 
compilers for embedded memory system cores, thereby cost-effective partitioning and 
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Figure 3.6: Balanced partitioning result [3,5] 
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Figure 3.8: Balanced partitioning result [5,3] 
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Figure 3.10: Balanced partitioning result [6,2) 
0. 9 
0 . B 




0 . 3 
0.1 
Redundancy Balancing for Dependability 
It o f column spares used 
Figure 3.11: Symmetric 2D dependability graph 
Redundan cy Optimization for Dependability 
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Figure 3.18: Balanced partitioning result {[2 ,6],[2 ,6]} 
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CHAPTER 4 
CONNECTIVITY-BASED RECONFIGURABLE SOC REPAIR 
The increasing demand on circuit speed and customizability has motivated high per-
formance system development. System-on-Chip (SoC) technology provides potential 
advantages of high integration density, small interconnection delay and high system 
performance. For the purpose of customizability and repairability, embedding recon-
figurable components along with ordinary cores with fixed functionality are commonly 
practiced [54, 55, 56, 57, 58, 59, 9, 23, 24, 25, 34]. The SoC with reconfigurable re-
sources is commonly referred to as Reconfigurable System-on-Chip (RSoC). In this 
section, reliability-driven repair algorithms for an RSoC which exploits the reconfig-
urable redundancy will be discussed. 
Test and repair are essential processes for achieving high reliability SoCs. After 
the fabrication phase, each SoC undergoes a test phase where defective cores are di-
agnosed and identified. Usually, defective cores on RSoCs are deemed to be reworked, 
which means that defective cores can be repaired by reconfigurable redundancy. The 
overall quality of the repair process significantly affects the final quality of the repaired 
RSoC. However, the repair process is not free from penalty since faulty core isola-
tion and reconfiguration processes may affect the system integrity, the reconfigured 
interconnect structure mutability, and the neighboring cores' functionality due to the 
serious interconnection network reconfiguration and associated programmable logic 
gate programming. For the extra long interconnects, even signal boosters are required 
to guarantee the integrity of the routed signals [3]. For more structured and reliable 
operations, protocol-based interconnction networks are commonly implemented for 
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SoCs as well [53]. 
How densely a repair-candidate core (i.e., the core to be repaired since it is diag-
nosed as defective) is connected to the neighboring parts of the RSoC is referred to 
as connectivity. If a repair-candidate core's connectivity is high, the repair process 
applied to the core may impair the reliability of the RSoC while it repairs the core, 
because the physically associated components with the core are many. Thus, selection 
of a repair-candidate core that results in less reliability degradation at each repair 
cycle seems to be crucial in the RSoC repair process. 
The objective of this chapter is to extensively investigate the effect of the con-
nectivity of repair-candidate cores on the overall yield of the repaired RSoC and to 
propose various repair scheduling strategies. Also, how improper repair scheduling 
could degrade the overall quality of repaired RSoCs will be studied. 
The organization of the chapter is as follows: In the following section, review and 
preliminaries related to this research work will be given. In section 4.2, analytical 
characteristics of the RSoC repair process for the proposed repair scheduling strategies 
will be introduced. Section 4.3 will describe details of the proposed RSoC repair 
scheduling strategies. In section 4.4, extensive parametric analysis and simulations 
will be provided to demonstrate and verify the accuracy and efficiency of the proposed 
approaches. 
4.1 Review and Preliminaries 
In this work, an RSoC is modeled as a set of cores, their interconnect structure, 
reconfigurable interconnects, and reconfigurable logic redundancy as shown in Fig-
ure ( 4.1), in which the RSoC has six cores and corresponding interconnect structure. 
The repair process induces faulty core isolation, programmable logic reconfiguration, 
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and interconnection rerouting. Although the process repairs the RSoC, the unre-
liability induced by the reconfiguration process (i.e., imperfect faulty core isolation, 
programmable logic reconfiguration and interconnection rerouting) may have negative 
effects on the quality of the repaired SoC. 
Once fabricated, embedded cores cannot be physically replaced. Thus, embedded 
redundancy must be practiced for better yielding SoCs. Since a number of embedded 
hybrid cores are usually involved to design a SoC, the legacy modular redundancy 
scheme (i.e., embedding of extra cores to repair faulty cores) may require significant 
die area investment and its redundancy utilization also may be very low (i.e., unused 
spare cores are likely). The proposed reconfigurable redundancy architecture for SoC 
repair consists of two key components: reconfigurable logic redundancy and reconfig-
urable interconnect redundancy. The embedded cores are tested in order to identify 
faulty cores, if any. Then, the faulty cores and their interconnects are emulated by the 
reconfigurable logic and interconnect redundancy to restore the original functionality 
of the RSoC. The following case study clarifies the proposed RSoC core repair scheme 
based on the reconfigurable redundancy. 
Case Study 3 Suppose that an RSoC shown in Figure (4-1) is tested and diagnosed, 
and its core 4 is identified as faulty. Then, an emulated core 4' is implemented by 
using the reconfigurable logic redundancy and core 4' 's interconnects are rerouted to 
the core 4' via the reconfigurable interconnect redundancy. As a result, the repaired 
RSoC is shown in Figure (4.2). 
Upon proper fault simulation and analysis, the optimized amount of the reconfig-
urable redundancy can be determined prior to the fabrication of the RSoC. Thereby, 
both minimization of the die area overhead due to the redundancy and maximization 
of the RSoC yield can be achieved. Customized circuits can be also implemented by 
60 
















Figure 4.1: An example of an RSoC with reconfigurable interconnect network and 
redundancy 
The following assumpt ions are made in this work: 
• RSoC is fabricated with embedded cores and each core can be tested and diag-
nosed as faulty or not. 
• No escaped cores are considered (i.e., 100% test coverage is assumed). 
• Repair process, including defective core isolation, redundancy reconfiguration 
and interconnect reconfiguration, can be applied to the RSoC. 
• Each core may have an uneven number of ports which connects to other core(s) 
via interconnects. 
• Reconfigured and rerouted interconnects are considered as less dependable than 
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As clearly addressed in the assumpt ions given above, the repair procedure of an 
RSoC has not only an advantage but also a disadvantage. Proper testing and diag-
nosis of the embedded cores and reconfigurable redundancy utilization may enhance 
the overall yield of the RSoC since faul ty cores can be replaced by reconfigured cores 
and rerouted reconfigurable interconnects. However, the reconfigured and rerouted 
interconnects may be less reliable due to the complexity of the resulting intercon-
nect configuration. The unreliability associated with the reconfigured redundancy is 
modeled as the unreliability impact factor (uif ). For example, in Figure (4.1), re-
pairing core 4 is assumed to affect neighboring (i.e. , interconnected) cores 1, 3, 6 
and associated interconnect structure. To accurately and effectively model the effect 
of both advantageous repair process and disadvantageous reconfigured and rerouted 
interconnects' unreliability, the following parameters are used to model the reliability 
of RSoC under repair: 
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• N: Number of cores in the RSoC. 
• y(i) : Yield of ith individual core. 
• r : Maximum number of Repair cycles. 
• YC : Overall yield of cores in the RSoC. 
• YI : Overall yield of interconnect structure. 
• Y : Overall yield of the RSoC which takes into account both the cores and the 
interconnect structure. 
• uif : Base unreliability impact factor due to the repair process penalty. 
• uifinc : Incremental rate of uif per repair cycle. 
• cuif(i,j): Unreliability impact factor of the neighboring jth core due to repair 
of the ith core. 
• a : Core unreliability impact factor coefficient. 0 ::;; a ::;; 1. It is fully dependent 
on the repair technology used. As a -+ 1, more reliability degradation due to 
the repair process is assumed to be applied to neighboring cores of the repair-
candidate core. 
• Ai,j : Expected number of interconnect lines between the ith core and the jth 
core. 
• iuif(i) : Interconnect structure unreliability impact factor due to repair of the 
ith core. 
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• f3 : Interconnect structure unreliability impact factor coefficient. 0 :S /3 :S 1. 
It is fully dependent on the repair technology used. As f3 --+ l, more relia-
bility degradation due to the repair process is assumed to be applied to the 
interconnect structure. 
• .\ : Expected number of interconnect lines of the ith core. 
• Yinc : Yield increase rate of a core due to repair. 
• I NT ( i) : Number of interconnect lines from the ith core. 
• I NT ( i, j) : Number of interconnect lines between the ith and the jth cores. 
• F(I NT(i, j); ,\,1) cumulative Poisson probability function of I NT(i, j) (i.e., 
"'I NT( i,j) e-y >-;,j ) 
uy=O y! · 
• RY : Yield of overall repair process (e.g., if 8 out of 10 defective RSoCs are 
repaired during the repair process, RY= 8/10 = 80%). 
4.2 Connectivity-based RSoC Repair Process 
The repair process of a core enhances the overall yield of the RSoC, but the process 
is also likely to introduce yield degradation due to the complication of the reconfigu-
ration process and is also prone to impair its neighboring (i.e., interconnected) cores' 
reliability since serious rerouting of connectivity would be experienced afterwards. 
Thus, the unreliability impact factor is modeled to be mainly determined by the 
number of interconnect lines between the repair-candidate core and its neighboring 
cores. 
The characteristics of the repair process, so called connectivity-based repair, ana-
lyzed in this chapter are given as follows : 
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1. The ith core is assumed to have initial yield of y(i). Then, YC (i.e., overall 
yield of cores) of the given RSoC is initially determined by 
N 
YC = II y(i) (4.1) 
i=l 
Then, the overall initial yield of RSoC ( denoted by Y) is 
Y=YC-YI (4.2) 
where YI is the yield of the interconnect structure of RSoC. 
2. The test and repair processes are performed after the fabrication phase. 
3. Repair of a core degrades the reliability of the neighboring cores and the inter-
connect structure of the RSoC under repair. It is assumed that the unreliability 
impact factor ( denoted by uif) due to the repetition of repair cycles increases 
as the RSoC undergoes a number of repair cycles. uifn at the nth repair cycle 
is given as 
uif n = uif n-1 + (1 - uif n-1)uifinc (4.3) 
where uif inc is the incremental rate of uif at each repair cycle due to the 
increasing complexity of the repair process as the number of repair cycles in-
creases. 
4. The repair of the ith core is assumed to affect the neighboring (i.e., intercon-
nected) core j, if it exists. The unreliability impact factor of the )th core due 
to the repair of the ith core is denoted by cuif(i,j). cuif(i,j) is modeled as a 
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function of INT(i,j). The probability that the interconnect lines between the 
ith and the jth cores consist of exactly I NT ( i, j) lines is 




The increase in the possibility of having more degradation due to an increment 
of one interconnect line from I NT(i, j)-1 to I NT(i, j) is also modeled to be de-
termined by Equation ( 4.4), since the occurrence of degrading repair is directly 
influenced by the number of interconnect lines attached to the repair candi-
date core. Thus, without loss of generality, the cumulative Poisson probability 
function of INT(i,j) (i.e., I:!:;f(i,j) e-:~L) is the reasonable one to simulate an 
incremental rate of uif imposed by the number of interconnect lines between 
the ith and jth cores. Thus, cuif(i,j) is 
uif n + (1- uif n) ·a· F(INT(i,j); Ai,j) (4.5) 
where a is a technology-dependent core unreliability impact factor coefficient 
and F(J NT( i, j); ,Ai,j) is a cumulative Poisson probability function of I NT(i, j). 
The parameter a simulates the efficiency of the repair process technology. As a 
approaches to 1 and J NT( i, j) increases, more reliability degradation is assumed 
to take place on the jth core since the a-F(INT(i,j); ,\j) part approaches to 1. 




5. Repair of the ith core is assumed to impair the interconnect structure as well. 
The reliability degradation rate of the interconnect structure due to the repair 
of the ith core is denoted by iuif(i), 
iuif(i)n = uif n + (1- uif n) · fJ · F(INT(i); Ai) (4.7) 
where fJ is a technology-dependent interconnect structure damage coefficient 
and F(J NT(i); Ai) is a cumulative poisson probability function ( = I:!:r(i) e-::r) 
which simulates the incremental rate of the reliability degradation due to the 
number of interconnect lines of the ith core. As fJ approaches to 1 and I NT( i) 
increases, more reliability degradation is assumed to be applied to the jth core 
since the fJ · F(INT(i,j); Ai,j) part approaches to 1. 
6. The yield of the ith core after the repair process is given by 
(4.8) 
7. The overall yield of the cores on RSoC after the nth repair cycle becomes 
N 
YCn = II y(i)n (4.9) 
i=l 
8. The overall yield of the interconnect structure on RSoC after the nth repair 
cycle can be formulated as 
(4.10) 
9. The overall yield of the RSoC after the nth repair cycle then becomes 
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(4.11) 
4.3 Connectivity-based RSoC Repair Scheduling 
Every core on an RSoC is tested after the fabrication phase. Each core can be tested 
and diagnosed as non-faulty with the probability of y and as faulty with the probabil-
ity of fj. If there is only one faulty core detected during the test phase, the core will 
be isolated and repaired. If more than one bad core is detected during the test phase, 
the order of repair ( referred to as the repair schedule) must be properly arranged. 
In each repair cycle, in other words, selecting an appropriate repair-candidate core 
which has the least impact on the overall RSoC yield is a natural choice for optimal 
scheduling. 
Table 4.1: Adjacency matrix representation of Figure ( 4.1). 
Core 1 Core 2 Core 3 Core 4 Core 5 Core 6 
Core 1 0 8 0 16 7 32 
Core 2 8 0 g 0 0 0 
Core 3 0 g 0 38 0 8 
Core 4 16 0 38 0 0 64 
Core 5 7 0 0 0 0 16 
Core 6 32 0 8 64 16 0 
The RSoC structure shown in Figure ( 4.1) can be viewed as a weighted graph with 
six vertices and nine weighted edges. A simple way to represent the graph is to use a 
two-dimensional array so called an adjacency matrix representation. The equivalent 
adjacency matrix of Figure ( 4.1) is shown in Table ( 4.1). The space requirement of 
the representation is O(N2) where N is the number of cores on the RSoC. 
If the RSoC is sparsely interconnected, a better solution is adjacency list represen-
tation such as shown in Figure ( 4.3). The space requirement for this representation 
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Chip1 I Chip2, s I • I Chip4, 161 I • I Chips, 1 I • 1Chip6, 321 11 
Chip2 I Chip1, s I • I Chip3, e I I 11 
Chip3 Chip2, e I • I Chip4, 381 I • I Chip6, a I 11 
Chip4 Chip1, 161 • lchip3, 381 I · I Chip6, 641 11 
Chips Chip1, 71 • I Chip6, 161 I I• 
Chip6 Chip1, 321 • I Chip3, a j I • I Chip4, 641 • I Chips, 161 11 
Figure 4.3: Adjacency list representation of Figure ( 4.1). 
is O(N + E) where N is the number of cores and Eis the number of edges between 
cores on the RSoC. For RSoCs with a greater number of cores which are sparsely 
interconnected, the adjacency list representation can save the space requirement. For 
RSoCs with a lesser number of cores which are densely interconnected, the adjacency 
matrix is the choice. One of the two representations can be chosen accordingly, in 
practice. 
For the proposed RSoC model, the number of interconnect lines and the number of 
neighboring cores attached to a repair-candidate core determines the resulting yield 
of the RSoC after each repair cycle. Four possible repair scheduling strategies are 
proposed as follows: 
• Smallest Number of Interconnects First {SNIF) - Among those diagnosed as 
faulty cores, the one which has the smallest number of interconnect lines is to 
be repaired first. 
• Largest Number of Interconnects First {LNIF) - Among those diagnosed as 
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faulty cores, the one which has the largest number of interconnect lines is to be 
repaired first. 
• Smallest Number of neighboring Cores First (SNCF) - Among those diagnosed 
as faulty cores, the one which has the smallest number of neighboring cores is 
to be repaired first. 
• Largest Number of neighboring Cores First {LNCF) - Among those diagnosed 
as faulty cores, the one which has the largest number of neighboring cores is to 
be repaired first. 
Since LNIF and LNCF repair scheduling strategies are supposed to repair the 
most reliability degrading core first, they do not have advantages in practice. How-
ever, they are also analyzed to be compared with the SNIF and SNCF repair 
scheduling strategies. The conceptual processes of SNIF and SNCF RSoC repair 
strategies are depicted in the fl.ow chart shown in Figure (4.4). 
4.4 Parametric Analysis 
In this section, the effects of the connectivity-based RSoC repair scheduling are in-
vestigated through numerical experiments. An RSoC system with N = 15, y = 0.99, 
and YI = 0.9999 is considered. The yield of the RSoC before an application of the 
repair process can be calculated as a series product of .the y( i) of all the cores (i.e., 
TI!1 y(i)) and the yield of the interconnect structure (i.e., YI). In Table (4.2), the 
overall RSoC yield Y and Y are given where Y is subdivided into six categories ac-
cording to the number of defective cores on the RSoC (denoted by de). The following 
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Figure 4.4: Flow chart of the SNIF and SNCF 
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• Among those 14.0028% RSoCs with defects, 13.0298% of them have one de-
fective core identified, 0.9213% of them have two defective cores identified, 
0.000403% of them have three defective cores identified, 0.000012% of them 
have four defective cores identified, and 0.000016% of them have more than five 
defective cores identified. 
• Since RSoCs with de > 5 are very few and then almost ignorable, the maximum 
allowed number of repair cycles r = 5 is applied. 
• 0.00086% RSoCs in the category di (i.e., defective interconnect structure) does 
not have defective cores, but they have a defective interconnect structure. Since 
RSoCs in the di category are very few, no repair process is applied in this 
example. 
Table 4.2: Y and Y of the given RSoC without repair 
y y 
85.9972% 14.0028% 
de= 1 de= 2 de= 3 de= 4 de>= 5 di 
13.0298% 0.9213% 0.000403% 0.000012% 0.000016% 0.000086% 
To compare the proposed repair scheduling strategies, the values of Yinc, uif, and 
uifinc are set to 0.1 and the value of Ai is set to 9, arbitrarily. In Tables (4.3) and (4.4), 
the repair performances of those proposed strategies, measured in the percentage of 
repaired RSoCs at each repair cycle, are shown. For example, 13.0298% of RSoCs 
contain one defective core and 62.4108% of them are repaired in the first repair cycle 
of SNIF, and 0.9213% of RSoCs contain two defective cores and 27.4829% of them 
are repaired in the second repair cycle, and so on. 
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Table 4.3: Performance comparison of the proposed repair strategies at each repair 
cycle where a, /3 = 0.05 
r=l r=2 r=3 r=4 r=5 
SNIF 62.4108% 27.4829% 0.0661% 0% 0% 
LNIF 33.7273% 0.09249% 0.5% 0% 0% 
SNCF 67.2667% 33.2356% 8.1886% 0% 0% 
LNCF 36.3137% 9.2478% 1.4888% 0% 0% 
Table 4.4: Performance comparison of the proposed repair strategies at each repair 
cycle where a, /3 = 0.5 
r=l rb:£2 r=3 r=4 r=5 
SNIF 59.3532% 14.6424% 0.2481% 0% 0% 
LNIF 0.7552% 0.0109% 0% 0% 0% 
SNCF 45.1135% 9.8665% 0.4963% 0% 0% 
LNCF 2.5941% 0.0868% 0% 0% 0% 
By comparing the results shown in Tables (4.3) and (4.4), the following can be 
observed: 
1. Even with relatively small values of a and /3 = 0.05, (i.e., less core and inter-
connect degradation due to the repair process) the repair scheduling plays an 
important role in the RSoC repair process. Thus, it is shown that SNIF and 
SNCF outperform LNIF and LNCF at every repair cycle. 
2. As relatively larger values of a and /3 = 0.5 are applied (i.e., more core and 
interconnect degradation due to the repair process), the difference in the re-
pairability between SNIF (SNCF) and LNIF (LNCF) becomes more significant. 
3. An appropriate selection of the repair schedule definitely affects repair yield 
with any values of a and /3. 
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Repairability at each repair cycle and RY (i.e., the yield of the whole repair 
. . total o re aired RSoCs ) . . 
process, which 1s t t l # t t d b d R of SNIF and SNCF repa1r strategies o a o es e -as- a o s 
at different values of a and /3 are more extensively experimented with and the results 
are shown in Tables (4.5) and (4.6). The values of a and /3 are arbitrarily set to be 
equal for the simplicity of the analysis. 
Table 4.5: Repair performance of SNIF for the given parameters 
a., f3 r=l r=2 r=3 r=4 r=5 RY 
0.0 62.7546% 27.0378% 5.4590% 0% 0% 60.23% 
0.2 61.3831% 21.3936% 1.7369% 0% 0% 58.57% 
0.4 60.0254% 16.9108% 0.4962% 0% 0% 57.01% 
0.6 58.6839% 12.7862% 0% 0% 0% 55.49% 
0.8 57.3569% 9.6059% 0% 0% 0% 54.04% 
1.0 56.0461% 7.1746% 0% 0% 0% 52.66% 
Table 4.6: Repair performance of SNCF for the given parameters 
a., f3 r=l r=2 r=3 r=4 r=5 RY 
0.0 69.7278% 37.0888% 10.4218% 0% 0% 67.40% 
0.2 59.8819% 23.3257% 3.7220% 0% 0% 57.31% 
0.4 50.0361% 13.5135% 0.9925% 0% 0% 43.20% 
0.6 40.1909% 6.9467% 0% 0% 0% 37.88% 
0.8 30.3450% 2.9632% 0% 0% 0% 28.46% 
1.0 20.4999% 0.9009% 0% 0% 0% 19.15% 
In Figures (4.5)-(4.8), Y of SNIF at different values of N (i.e., 5, 10, and 15), a 
and /3 (i.e., 0.05, 0.1, 0.25 and 0.5), and y (i.e., 0.8 - 1.0) are shown versus LNIF. 
In Figures (4.9)-(4.12), Y of SNCF at different values of N (i.e., 5, 10, and 15), a 
and /3 (i.e., 0.05, 0.1, 0.25 and 0.5), and y (i.e., 0.8 - 1.0) are shown versus LNCF. 
By comparing the results of Figures (4.5)-(4.12), the following observations can be 
drawn: 
1. Using proper connectivity-based repair scheduling strategies (i.e., SNIF and 
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SNCF), a higher Y of RSoC can be achieved. 
2. SNIF and SNCF always outperform LNIF and LNCF. 
3. As a and /3 increase, the difference between Y of SNIF and Y of LNIF increases. 
It is the same for SNCF and LNCF. 
4. With relatively smaller a and /3 values, Y of both SNIF and SNCF perform 
similarly. However, SNIF performs better than SNCF as a and /3 increase. 
5. In practice, SNCF is likely to be the choice when smaller a and /3 values are 
applied, since it counts only the number of neighboring chips which is simpler 
than counting the number of interconnect lines. 
6. In practice, SNIF is likely to be the choice when larger a and /3 values are 
applied since it has less impact on Y of RSoC than SNCF. 
4.5 Discussion 
This chapter has presented a new model for analyzing the yield of RSoC systems with 
repair processes based on the effect of the connectivity of the repair-candidate chip 
where yield degradation of both neighboring chips and interconnect structure due to 
the complexity of the reconfigured logic and interconnect redundancy is taken into 
account. Two approaches, Smallest Number of Interconnections First (SNIF) and 
Smallest Number of Neighboring Chips First (SNCF) have been proposed. Two other 
scheduling policies, Largest Number of Interconnections First (LNIF) and Largest 
Number of Neighboring Chips First (LNCF) also have been introduced and analyzed, 
and it has been shown how improperly scheduled repair processes could impair the 
yield of RSoCs. Extensive parametric analysis and comparison of the proposed ap-
proaches have demonstrated the efficiency of the proposed RSoC repair scheduling 
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strategies (i.e., SNIF and SNCF). From the results, it is obvious that a higher re-
pair yield of RSoCs can be expected when proper RSoC repair scheduling strategies 
such as SNIF and SNCF are applied. Also, it has been shown that SNIF tolerates 
a higher chip and interconnect yield degradation due to the repair process (i.e., higher 
a and /3) than SNCF does, while SNCF results in a higher yield when less chip 
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CHAPTER 5 
HW /SW CO-RELIABILITY IN CONFIGURABLE 
MULTI-PROCESSOR-MEMORY-ON-CHIP 
Advances in field reconfigurable (FC) [54, 55, 56, 57, 58, 59, 9, 23, 24, 25, 34] SoCs 
have made possible the highly flexible yet ultra parallel multi-processor-memory sys-
tems (MPMSs) design on a single chip [60, 61, 62]. As shown in Figure (5.1), a typical 
architectural model consists of processor/memory cores and an FC Interconnect bus 
[24] along with a dedicated reconfiguration and repair processor. Reliability is a 
commonly emphasized requirement of such systems since insignificant degradation 
of individual components could result in unacceptably low overall system reliabil-
ity. Acceptable reliability for these component-based systems has been commonly 
achieved by redundancy utilization and repair processes. Local reconfiguration (re-
pair) of memory arrays using spare memory lines is the most common technique for 
reliability enhancement of memories with fault, and modular redundancy utilization 
is one of the well-known techniques used for reliability enhancement of core-based sys-
tems. To accurately model the reliability of the MPMSs, a proper reliability model 
must be introduced. It is well-known that failures of system components can be nu-
merically defined by the failure rate which is the expected number of failures per a 
given time period ~t. The exponential relationship between the reliability and time 
is also known as the exponential failure law which claims that for a constant failure 
rate, the component reliability changes exponentially as a function of time t. 
Several research results regarding multiprocessor systems have been reported. In 
[49], the fault detection capability and the fault location capability for a multipro-
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cessor system with spare processor cores were discussed and its results showed that 
these schemes utilize spare capacity more efficiently, thereby improving upon the 
fault detection and location capabilities of the system. The proposed task alloca-
tion method for a multiprocessor system in (51] was a simple yet effective method to 
allocate the tasks in multiprocessor systems for minimizing the interprocessor com-
munication cost, subject to resource limitations defined by the system and designer. 
(46] introduced a multiprocessor system with a reconfigurable pipelined bus system 
for parallel matrix multiplication and reconfiguration algorithms. [48] proposed the 
dynamic reconfiguration network and a monitoring-at-transmission bus to support 
dynamic reconfiguration of an N-modular redundancy multiprocessor system in or-
der to provide gracefully degradable operations. Automatic layout of reconfigurable 
subsystems for SoCs was presented in [4]. An integrated reconfigurable subsystem 
for data-parallel and computation-intensive applications was reported in (23]. A re-
configurable bus core architecture for SoC applications was also presented in [24]. 
Quantitative analysis on the impact of design and synthesis options on processor core 
performance was presented in [10]. In [47], an availability model for multiprocessor 
systems based on a Markov chain was proposed and validated. Availability and relia-
bility of mesh-connected systems were discussed in [50]. In addition, another efficient 
technique for computing the reliability of k-to-1-out-of-n systems was also presented 
in [52] which can be used to estimate reliability of static multiprocessor systems. In 
[18], an optimal memory allocation method for an application-specific multiproces-
sor SoC was proposed and validated. Besides, [1] proposed a complete strategy for 
testing on-chip multiprocessor architecture. However, comprehensive research work 
on the co-effect of hardware and software on the reliability (referred to as HW /SW 
Co-Reliability) of the field reconfigurable multi-processor-memory SoCs has not yet 
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been reported. 
The objective of this chapter is to propose the HW /SW Co-reliability assur-
ance technique based on the proposed general architectural model for field reconfig-
urable SoC-based multi-processor-memory systems. Ultimately, architecture-general, 
reliability-assured and cost-effective design and implementation of field reconfigura-
tion for the multi-processor-memory SoCs will be realized by using the proposed 
methods. 
The organization of the chapter is as follows: In the Section 5.1, review and pre-
liminaries related to this research work and the generalized architectural model of 
a field reconfigurable multi-processor-memory SoC will be introduced and discussed. 
Introduction to HW /SW Co-reliability and its analysis technique based on the pro-
posed architectural model will be given in Section 5.2. System utilization patterns 
demanded by software in the field are categorized in Section 5.3. Parametric simu-
lations and their results are shown in Section 5.4. Then, discussion and conclusions 
are given. 
5.1 Review and Preliminaries on Field Reconfigurable Multi-Processor-Memory 
SoCs 
The following notations are used in this work: 
• N : Number of total processor/memory cores. 
• p : Number of processor cores per parallel computational unit. 
• m : Number of memory cores per parallel computational unit. 
• u : Number of total parallel computational units. 
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• (p, m, u) : 3-tuple of system configuration demanded by software. 
• n : Number of rows (columns) in a memory core. 
• s : number of spare columns embedded in each memory core. 
• Mp : Number of unused processor cores which can be utilized as spares. N -
(i . k ). 
• Mm : Number of unused memory cores which can be utilized as spares. N -
(j. k). 
• Ap : Fault arrival rate for a processor core. 
• Am : Fault arrival rate for a memory cell. 
• t : time. 
• !:lt : Unit time interval. 
• R : Reliability. 
The generalized architectural model for field reconfigurable multi-processor-memory 
systems given in Figure (5.1) is considered in this chapter. Characteristics of the 
model can be summarized as follows: 
• N FC (Field ReConfigurable) processors and N FC memories communicate via 
an FC interconnection bus. 
• One parallel processing unit (PPU) consists of p processors and m n x n mem-
ories and dedicated reconfigurable interconnects. u noncoherent units are sup-
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Figure 5.1: Investigated Field Reconfigurable Multiprocessor SoC Model. 
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• 3-tuple of the hardware configuration (m,p, u) is demanded by software in the 
field. 
• Faulty cells occurring in a memory can be locally tolerated by field-reconfiguration 
of the given spare column redundancy. 
• Unused processor cores and memory cores can be field-reconfigured to replace 
faulty processor cores antj. memory cores in PPUs. 
• Reliability of the FC interconnect bus is considered to be perfect since the work 
emphasizes the computation and memory access intensiveness of SWs. 
• PPUs are noncoherent to each other, which means that tasks assigned to PPUs 
are mutually exclusive. 
For instance, a (1, 2, 2) 3-tuple configuration on an N = 8 system is shown in 
Figure (5.2) in which the first PPU consists of processor core 1 and memory cores 
1 and 2 and a corresponding virtual interconnection network provided by the FC 
interconnect bus, and the second PPU uses processor core 2 and memory cores 3 and 4. 
Since processor cores 3-8 and memory cores 5-8 are unused, they can be used to replace 
upto six faulty processor cores and upto four faulty memory cores. Figure (5.3) further 
illustrates the repair process by utilization of modular redundancy. If processor core 2 
and memory core 4 are diagnosed as faulty by the Test and Reconfiguration Processor 
(TRP), it dynamically reallocates processor core 3 and memory core 5 to tolerate such 
faulty cores. As a result, the system ends up with the configuration of PPU 1 and 
reconfigured PPU 2 and 5 redundant processor cores and 3 redundant memory cores. 
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Figure 5.2: (1 ,2,2) System Configuration (2 I-processor 2-memory PPUs). 
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Figure 5.3: Repair of faulty processor and memory throughout modular redundancy 
reconfiguration. 
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5.2 HW /SW Co-reliability Analysis 
The system reliability which is mainly determined by the 3-tuple hardware configura-
tion demanded by software, and field reconfiguration and repair by utilizing unused 
processor and memory cores is referred to as HW /SW Co-reliability. HW /SW Co-
reliability estimation and assurance technique are proposed in this section. Fault 
arrival rate for processor is >..P. Then, the reliability of each processor core is deter-
mined by the exponential failure law 
(5.1) 
and the given fault arrival rate for the memory cell is >..m. Thus, the reliability of a 
memory cell is 
(5.2) 
and the reliability of each column of memory becomes 
(5.3) 
Since each memory locally tolerates faulty columns up to s, the reliability of each 
fault-tolerant memory core is 
(5.4) 
In the field, the software demands 3-tuple reconfiguration of the given hardware: 
(p, m, u) where p is the number of processors, m is the number of memories in each 
PPU, and u is the number of PPUs. The reliability of a PPU without repair by 
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modular redundancy can be written as 
R (t) = R (t)P · R (t)m PPUnorepair P m (5.5) 
(1, 2, 2) system configuration of N = 8 system is given in Figure (5.2) as an 
example. Since six processors and four memories are not demanded by SW, they 
can be utilized for modular redundancy, and faulty processors and memories can be 
replaced by those spare cores. Thus, the reliability of a PPU with redundancy and 
repair is 
Rppu(t) ( t (P: a) Rp(ty+a-i. (1.0 - Rp(t))i) 
X (t (m ~ b)Rm(t)m+b-j · (1.0- Rm(t))j) (5.6) 
J=O J 
where a and b are the number of dedicated spare processors and memories, respec-
tively. The effect of modular redundancy utilization is visualized in Figure (5.4) where 
p = 8, m = 8, and different numbers of redundant processor and memory cores (i.e., 
a and b = 0, 2, 4, 6 and 8, respectively) are applied. As shown, even a relatively 
small amount of redundancy enhances reliability of the PPU gracefully: for example, 
the PPU with a, b = 2 can maintain its reliability well above 95% for t = 1200 while 
another PPU without modular redundancy barely does fort= 100. 
Overall reliability of the system without considering modular redundancy and 
repair is a serial product of the reliability of processor and memory cores, such as 
(5.7) 
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Figure 5.4: Reliability comparison of the PPU without modular redundancy and 
PPUs with different numbers of modular redundancy. 
Finally, overall reliability of the system enhanced by modular redundancy can be 
expressed as 
where Mp is the number of unused processor cores which can be utilized as spare 
processor cores, and Mm is the number of unused memory cores which can be used as 
spare memory cores. The proposed HW /SW Co-reliability estimation and assurance 
techniques are verified in Section 5.4. 
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5.3 System Utilization Categories of the Proposed System 
Utilization of the proposed field reconfigurable multi-processor-memory system can 
be categorized in terms of relative PPU size as follows: 
1. Coarse-Grained Utilization (CG) : If the PPU size is relatively large, such as 
a (9, 9, u) system, the system can be categorized as CG. For the given num-
ber of processor/memory cores, N, a relatively smaller number of relatively 
larger PPUs can be allocated. Thus, the level of parallelism is low while the 
processing/storage capabilities of each PPU are high. 
2. Medium-Grained Utilization (MG) : The intermediate category, such as a (5, 5, u) 
system, between CG and FG. It has a balanced level of parallelism and process-
ing/ storage capabilities. 
3. Fine-Grained Utilization (FG) : If the PPU size is relatively small, such as a 
(2, 2, u) system, the system can be categorized as FG. For the given number 
of processor/memory cores, N, a relatively larger number of relatively smaller 
PPUs can be allocated. Thus, the level of parallelism is high while process-
ing/storage capabilities of each PPU are low. 
Utilization of the proposed system can be also categorized in terms of proces-
sor/memory utilization intensity as follows: 
1. Processor Intensive Utilization (PI) : If p > m, then the system can be catego-
rized as PI. Such PPUs have a higher processing capability and a lower storage 
capability. 
2. Evenly Intensive Utilization (EI) : If p = m, then the system can be categorized 
as EI. Such PPUs have balanced processing and storage capabilities. 
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3. Memory Intensive Utilization (MI) : If p < m, then the system can be catego-
rized as MI. Such PPUs have a lower processing capability and a higher storage 
capability. 
Thus, combination of these six categories further yields nine possible utilization 
patterns: CGPI, CGEI, CGMI, MGPI, MGEI, MGMI, FGPI, FGEI, and FGMI. 
Sample 3-tuple configurations which represent those nine categories are shown in 
Table 5.4. Characteristics of the categories are investigated by extensive parametric 
simulations in Section 5.4. 
5.4 Parametric Co-Reliability Analysis 
In this section, the proposed HW /SW Co-reliability estimation and assurance tech-
nique is further verified by parametric simulation. Commonly used simulation pa-
rameters are shown in Table 5.4 (i.e., 64 processor/memory cores, 64 x 64 memory 
cores with 8 spare columns, the failure arrival rate for each processor is 5 x 10-4 and 
the failure arrival rate for each memory cell is 1.4 x 10-6 ), and 3-tuple representative 
parameters for the proposed nine PPU categories are given in Table 5.4. Parametric 
simulation results are given in Figure (5.5) - (5. 7) where HW /SW Co-reliability of 
both non-fault-tolerant and fault-tolerant systems are compared. For example, the 
CGEI system configuration enhanced by redundancy utilization can gracefully main-
tain above 95% reliability for t = 700 while the same system without repair hardly 
does for event= 100. The following observations can be obtained from the results: 
1. Field reconfiguration of the unused processor and memory cores to repair faulty 
PPU cores significantly enhances overall system reliability. 
2. Since memory cores are locally fault-tolerant by spare columns, they show more 
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graceful degradation. Thus, processor intensive configurations (Pis), which 
yield more memory redundant cores, are more reliable than the other system 
configurations (i.e., PI is more reliable than EI, and EI is more reliable than 
MI). 
3. Differences between CG, EG and FG in terms of overall system reliability do 
exist but not so significantly, which means Mp and Mm mainly determine the 
co-reliability. The only difference between them is the level of parallelism. 
4. The proposed nine utilization patterns can be listed with respect to their co-
reliability as follows: MGPI > CGPI, FGPI > CGEI > MGMI > CGMI, 
FGMI > FGEI, MGEI. 
5. HW /SW Co-reliability estimation technique is an effective and accurate method 
to assure the system reliability. This technique can be used to optimize Mp, 
Mm ands for the demanded 3-tuple system configuration by the SW. 
Table 5.1: Common simulation parameters 
Parameter N n s 
Value 64 64 8 5 X 10-4 1.4 X 10-6 
5.5 Discussion and Conclusions 
As advances in field reconfigurable system core technology makes possible the mas-
sively parallel multi-processor-memory SoCs, high system reliability becomes a com-
monly emphasized requirement of such systems since insignificant degradation of some 
cores could result in unacceptably low overall system reliability. Thus, HW /SW Co-
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Table 5.2: 3-tuple simulation parameters 
Category 3-tuple 
CGPI (12, 9, 5) 
CGEI (9, 9, 6) 
CGMI (9, 12, 5) 
MGPI (7,5,8) 
MGEI (5, 5, 12) 
MGMI (5, 7, 8) 
FGPI (3,2,20) 
FGEI (2, 2, 30) 
FGMI (2, 3, 20) 
reliability measurement and estimation for the field reconfigurable multi-processor-
memory SoCs using a combinatorial modeling method has been proposed and val-
idated through the parametric simulations in this chapter. System configuration 
patterns demanded by SW can be categorized by the proposed nine representative 
patterns. Analysis of the nine configuration patterns by using the proposed HW /SW 
Co-reliability assurance technique reveals that 1) field reconfiguration of the unused 
processor and memory cores to repair faulty PPU cores significantly enhances overall 
system reliability and 2) processor/memory intensity is more significant than PPU 
size and 3) Mp and Mm mainly determines the system reliability. Ultimately, the 
HW /SW Co-reliability estimation technique can provide an effective and accurate 
means to assure reasonable system reliability while avoiding unnecessary cost due to 
larger N. This means that this technique can be used to optimize Mp, Mm and s for 
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In this dissertation, an extensive literature review on the SoC technology and its 
reliability assurance techniques have been conducted and a number of new issues as-
sociated with the SoC technology have been addressed and investigated. Fabricated 
SoCs must be manufactured in large quantities at costs that are competitive with al-
ternative methods of achieving the circuit and system functions. Hence, the expected 
yield of good SoCs must be assured to guarantee the cost-effectiveness. Also, the 
cores and supporting circuitry must perform their function throughout their intended 
useful lifetime. Although the SoC technology can provide a number of advantages 
such as low-power consumption, smaller area requirement and faster time-to-market, 
test/diagnosis/repair of SoCs are not as conventional as in legacy packaging tech-
nologies such as PCB and MCM-based systems, because of SoC's new and complex 
core-based design and monolithic structure. Thus, the reliability assurance, and de-
fect and fault tolerance for reliability enhancement are two of the most imperative 
research topics for the success of the SoC technology. Four specific research areas 
have been presented in this dissertation to demonstrate the significance of the SoC 
reliability assurance and reliability-driven design by using defect and fault tolerance 
techniques. 
A reliable memory core organization and its yield and reliability assurance tech-
niques have been discussed in Chapter 2. The proposed memory core is designed to 
tolerate cell-based defects and faults by using the proposed hierarchical redundancy, 
fabrication-time repairability, and field repairability by BIST /BISD /BISR circuitry. 
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Figures (2.5)-(2.12) show parametric simulation results based on the proposed reli-
ability assurance techniques that are developed for the proposed embedded memory 
core. The yield assurance results of a sample lMbit memory core and its components 
are shown in Figure (2.5) and the reliability assurance results are given in Figures 
(2.11) and (2.12). The significance of the reliability assurance, the reliability-driven 
design and the implementation of defect and fault tolerance has been clearly addressed 
and justified. 
It also has been observed that the given redundancy can be properly balanced 
between fabrication-time repair and field-time repair to maximize the overall depend-
ability (D(t) = Y · R(t)) of the proposed embedded memory core to avoid improper 
utilization of the redundancy which may result in unnecessarily low dependability 
D(t) in Chapter 3. The problem of finding the most dependability maximizing bal-
ancing is referred to as optimal redundancy balancing. Since D(t) is a function of Y 
and R(t), the yield and reliability assurance techniques proposed in the chapter can be 
effectively utilized to find the optimal redundancy balancing. The single dimensional 
redundancy case has been studied and extended to a two dimensional redundancy 
case. Balanced redundancy partitioning techniques based on the combinatorial mod-
eling and a differential equation have been proposed. The parametric simulation 
results shown in Figures (3.3)-(3.18) demonstrate that the proposed redundancy bal-
ancing technique accurately finds the optimal redundancy partitioning positions for 
the ultimate combination of the factory yield and field reliability. 
Chapter 4 has presented a new model for analyzing the yield of RSoC systems 
with repair processes, based on the effect of connectivity of the repair-candidate core 
where reliability degradation of both neighboring cores and interconnect structure is 
taken into account. Two approaches, Smallest Number of Interconnects First (SNIF) 
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and Smallest Number of Neighboring Cores First (SNCF) have been proposed. Two 
other schedulings, Largest Number of Interconnects First (LNIF) and Largest Number 
of Neighboring Cores First (LNCF) have also been introduced and analyzed, and it 
has been shown how an improperly scheduled repair process could impair the yield 
of RSoCs. Extensive parametric analysis and comparison of the proposed approaches 
have demonstrated the effectiveness of the proposed RSoC repair scheduling strategies 
(i.e., SNIF and SNCF). The reliability comparison results of SNIF and LNIF at 
a,/3 = 0.25 are shown in Figures (4.5)-(4.8) and the similar results for SNCF and 
LNCF are given in Figures (4.9)-(4.12). From the results, it is obvious that the higher 
yield of an RSoC can be exploited when the proper RSoC repair scheduling strategies 
such as SN IF and SN CF are applied. It can be seen that SN IF tolerates higher 
core and interconnect degradation due to the repair process (i.e., higher a and /3) than 
SNCF does. However, SNCFs show higher yield when lower core and interconnect 
degradation due to the repair process (i.e., lower a and /3) are considered. 
In Chapter 5, HW /SW Co-reliability measurement and estimation techniques for 
the field reconfigurable SoC-based multi-processor-memory systems by using a com-
binatorial modeling method has been proposed and validated through the parametric 
simulations. System configuration patterns demanded by SW can be categorized by 
the proposed nine representative patterns. Analysis of the nine configuration pat-
terns by using the proposed HW /SW Co-reliability assurance technique reveals that 
1) field reconfiguration of the unused processor and memory cores to repair faulty 
PPU cores significantly enhances overall system reliability, 2) processor/memory in-
tensity is more significant than PPU size, and 3) Mp and Mm mainly determines 
the system reliability. Therefore, the HW /SW Co-reliability estimation technique is 
an effective and accurate method to optimize Mp, Mm, and s for a 3-tuple system 
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configuration demanded by SW. 
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